Serial 76.09/683,027



COPY OF PAPERS ORIGINALLY FILED

## INFORMATION DISCLOSURE STATEMENT PURSUANT TO 37 C.F.R. §§1.97-1.99

## PATENT APPLICATION

Applicant(s): John C. Malinowski et al.

Docket No.: BUR920000228US1

FOR: DUAL CHIP STACK METHOD FOR ELECTRO-STATIC DISCHARGE PROTECTION OF INTEGRATED CIRCUITS

Commissioner for Patents Washington, D.C. 20231

Sir:

In accordance with the duty of disclosure under 37 C.F.R. §1.56 and pursuant to 37 C.F.R. §\$1.97-1.99, Applicant(s) hereby notifies the U.S. Patent and Trademark Office of the documents listed on the attached Form PTO-1449. One copy of each cited document is submitted herewith. Applicant respectfully submits that all pending claims are patentable over the foregoing references, alone or in combination. The Examiner is requested to initial the enclosed Form PTO-1449 and return a copy thereof to the undersigned.

The submission of the listed documents is not intended as an admission that any such document constitutes prior art against the claims of the present application. Applicant reserves the right to dispute any of the listed documents as prior art during examination. Further, Applicant does not waive any right to take any action that would be appropriate to antedate or otherwise remove any listed document as a competent reference against the claims of the present application. Furthermore, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made or that no other material information may exist. This Information Disclosure Statement is being filed within three months of the filing date of the captioned patent application, and therefore no certification under 37 C.F.R. §1.97(e) or fee under 37 C.F.R. §1.17(p) is required.

Respectfully submitted,

Dated: 1/16/01

John A. Merecki

Reg. No. 35,812

Enclosures: PTO-1449

Patent copies

2835

		00		
CERTIFICATE OF N Applicant(s): John C. M	IAILING BY FIRS alinowski, et al.	ST CLASS MAJL MAR 0 1 2002 \$	(37 CFR 1.8)	Docket No. BUR920000228US1
Serial No. 09/683,027	Filing Date 11/09/2001	PER CHAPTS	Examiner	Group Art Unit
Invention: DUAL CHIP	STACK METHOD F ED CIRCUITS	OR ELECTRO-STA	TIC DISCHARGE	PROTECTION OF
				3-15-6
I hereby certify that the		(20001119)	Ope of contract	l references n envelope addressed to: The
Assistant Commissio	ner for Patents, Wash	nington, D.C. 20231		ary 19, 2002 (Date)
			Arnette	Dodge
		(Type	d or Printed Name of Person Irnette (Signature of Person Mai	on Mailing Correspondence)  Sodge
	***************************************			

Note: Each paper must have its own certificate of mailing.

RECEIVED

NAR -7 2002

TECHNOLOGY CENTER 2000